Contents

Acknowledgments

About This Manual

Glossary v
Stylistic Conventions v
Getting MIPS Documents On-Line v

1 Introduction to the R10000 Processor

MIPS Instruction Set Architecture (ISA) 2
What is a Superscalar Processor? 3
Pipeline and Superpipeline Architecture 3
Superscalar Architecture 3
What is an R10000 Microprocessor? 4
R10000 Superscalar Pipeline 5
Instruction Queues 6
Execution Pipelines 6
64-bit Integer ALU Pipeline 6
Load/Store Pipeline 7
64-bit Floating-Point Pipeline 7
Functional Units 9
Primary Instruction Cache (I-cache) 9
Primary Data Cache (D-cache) 9
Instruction Decode And Rename Unit 10
Branch Unit 10
External Interfaces 10
Instruction Queues 11
Integer Queue 11
Floating-Point Queue 11
Address Queue 12
Program Order and Dependencies 13
Instruction Dependencies 13
Execution Order and Stalling 13
Branch Prediction and Speculative Execution 14
Resolving Operand Dependencies 14
Resolving Exception Dependencies 14
Strong Ordering 15
An Example of Strong Ordering 16
R10000 Pipelines 17
Stage 1 17
Stage 2 17
Stage 3 18
Stages 4-6 18
Floating-Point Multiplier (3-stage Pipeline) 18
Floating-Point Divide and Square-Root Units 18
Floating-Point Adder (3-stage Pipeline) 18
Integer ALU1 (1-stage Pipeline) 18
Integer ALU2 (1-stage Pipeline) 18
Address Calculation and Translation in the TLB 19
Implications of R10000 Microarchitecture on Software 20
Superscalar Instruction Issue 20
Speculative Execution 21
Nonblocking Caches 21
R10000-Specific CPU Instructions 22
PREF 22
LL/SC 23

SYNC 24
Performance 24
User Instruction Latency and Repeat Rate 25
Other Performance Issues 27
Cache Performance 27

2 System Configurations

Uniprocessor Systems 30
Multiprocessor Systems 31
Multiprocessor Systems Using Dedicated External Agents 31
Multiprocessor Systems Using a Cluster Bus 32

3

Interface Signal Descriptions

Power Interface Signals 34
Secondary Cache Interface Signals 35
System Interface Signals 36
Test Interface Signals 38

4 Cache Organization and Coherency

Primary Instruction Cache 40
Primary Data Cache 42
Secondary Cache 45
Cache Algorithms 47
Descriptions of the Cache Algorithms 48
Uncached 48
Cacheable Noncoherent 48
Cacheable Coherent Exclusive 48
Cacheable Coherent Exclusive on Write 48
Uncached Accelerated 48
Relationship Between Cached and Uncached Operations 49
Cache Algorithms and Processor Requests 50
Cache Block Ownership 51

5

Secondary Cache Interface

Tag and Data Arrays 54
Secondary Cache Interface Frequencies 54
Secondary Cache Indexing 55
Indexing the Data Array 55
Indexing the Tag Array 56
Secondary Cache Way Prediction Table 57
Secondary Cache Tag 59
SCTag(25:4), Physical Tag 59
SCTag(3:2), PIdx 59
SCTag(1:0), Cache Block State 60
Read Sequences 60
4-Word Read Sequence 61
8-Word Read Sequence 62
16 or 32-Word Read Sequence 63
Tag Read Sequence 64
Write Sequences 65
4-Word Write Sequence 65
8-Word Write Sequence 66
16 or 32-Word Write Sequence 67
Tag Write Sequence 68

6 System Interface Operations

Request and Response Cycles ... 70
System Interface Frequencies ... 70
Register-to-Register Operation ... 70
System Interface Signals ... 71
Master and Slave States ... 71
Connecting to an External Agent ... 71
Cluster Bus ... 72
System Interface Connections ... 73
- Uniprocessor System ... 73
- Multiprocessor System Using Dedicated External Agents ... 74
- Multiprocessor System Using the Cluster Bus ... 75

System Interface Requests and Responses ... 76
- Processor Requests ... 76
- External Responses ... 77
- External Requests ... 77
- Processor Responses ... 77
- Outstanding Requests and Request Numbers ... 77
- Request and Response Relationship ... 78

System Interface Buffers ... 79
- Incoming Buffer ... 79
- Cached Request Buffer ... 80
- Outgoing Buffer ... 80
- Uncached Buffer ... 81
- Cluster Request Buffer ... 82

System Interface Flow Control ... 83
- Processor Write and Eliminate Request Flow Control ... 83
- Processor Read and Upgrade Request Flow Control ... 83
- Processor Coherency Data Response Flow Control ... 83
- External Request Flow Control ... 83
- External Data Response Flow Control ... 83

System Interface Block Data Ordering ... 84
- External Block Data Responses ... 84
- Processor Coherency Data Responses ... 84
- Processor Block Write Requests ... 84

System Interface Bus Encoding ... 85
- SysCmd[11:0] Encoding ... 85
  - SysCmd[11] Encoding ... 85
  - SysCmd[10:0] Address Cycle Encoding ... 85
  - SysCmd[10:0] Data Cycle Encoding ... 89
  - SysCmd[11:0] Map ... 91
- SysAD[63:0] Encoding ... 92
  - SysAD[63:0] Address Cycle Encoding ... 92
  - SysAD[63:0] Data Cycle Encoding ... 94
- SysState[2:0] Encoding ... 94
- SysResp[4:0] Encoding ... 95

Interrupts ... 95
- Hardware Interrupts ... 95

Software Interrupts 96
Timer Interrupt 96
Nonmaskable Interrupt 96
Protocol Abbreviations 97
System Interface Arbitration 98
System Interface Arbitration Rules 99
Uniprocessor System 100
Multiprocessor System Using Cluster Bus 101
System Interface Request and Response Protocol 102
Processor Request Protocol 102
Processor Block Read Request Protocol 102
Processor Double/Single/Partial-Word Read Request Protocol 105
Processor Block Write Request Protocol 107
Processor Double/Single/Partial-Word Write Request Protocol 109
Processor Upgrade Request Protocol 111
Processor Eliminate Request Protocol 113
Processor Request Flow Control Protocol 115
External Response Protocol 117
External Block Data Response Protocol 117
External Double/Single/Partial-Word Data Response Protocol 119
External Completion Response Protocol 120
External Request Protocol 122
External Intervention Request Protocol 122
External Allocate Request Number Request Protocol 124
External Invalidate Request Protocol 125
External Interrupt Request Protocol 126
Processor Response Protocol 127
Processor Coherency State Response Protocol 127
Processor Coherency Data Response Protocol 128
System Interface Coherency 131
External Intervention Shared Request 131
External Intervention Exclusive Request 131
External Invalidate Request 131
External Coherency Request Action 132
Coherency Conflicts 133
Internal Coherency Conflicts 133
External Coherency Conflicts 134
External Coherency Request Latency 136
SysGblPerf* Signal 138
Cluster Bus Operation 138
Support for I/O 142
Support for External Duplicate Tags 142
Support for a Directory-Based Coherency Protocol 143
Support for Uncached Attribute 143
Support for Hardware Emulation 144

7

Clock Signals

System Interface Clock and Internal Processor Clock Domains 146
Secondary Cache Clock 146
Phase-Locked-Loop 147

8 Initialization

Initialization of Logical Registers 150
Power-On Reset Sequence 150
Cold Reset Sequence 152
Soft Reset Sequence 153
Mode Bits 154

9

Error Protection and Handling

Correctable Errors 158
Uncorrectable Errors 158
Propagation of Uncorrectable Errors 159
Cache Error Exception 160
CP0 CacheErr Register EW Bit 161
CP0 Status Register DE Bit 161
CACHE Instruction 161
Error Protection Schemes Used by R10000 162
Parity 162
Sparse Encoding 162
ECC 162
Primary Instruction Cache Error Protection and Handling 163
Error Protection 163
Error Handling 163
Primary Data Cache Error Protection and Handling 164
Error Protection 164
Error Handling 164
Secondary Cache Error Protection and Handling 165
Error Protection 165
Error Handling 165
Data Array 165
Tag Array 167
System Interface Error Protection and Handling 168
Error Protection 168
Error Handling 168
SysCmd(11:0) Bus 168
SysAD(63:0) Bus 169
SysState(2:0) Bus 170
SysResp(4:0) Bus 170
Protocol Observation 171

10 CACHE Instructions

Notes on CACHE Instruction Operations 174
Virtual Address 174
Physical Address 174
CP0 Not Usable 174
TLB Refill and TLB Invalid Exceptions on CacheOps 175
Hit Operation Accesses 175
Watch Exception 175
Address Error Exception 175
Write Back 175
Invalidation 176
CE Bit 176
CH Bit 176
Serial Operation of CACHE Instructions 176
Instructions Not Supported 176
Op Field Encoding 177
Index Invalidate (I) 178
Index WriteBack Invalidate (D) 178
Index WriteBack Invalidate (S) 179
Index Load Tag (I) 180
Index Load Tag (D) 180
Index Load Tag (S) 181
Index Store Tag (I) 181
Index Store Tag (D) 182
Index Store Tag (S) 182
Hit Invalidate (I) 183
Hit Invalidate (D) 183
Hit Invalidate (S) 184
Cache Barrier 184
Hit Writeback Invalidate (D) 185
Hit WriteBack Invalidate (S) 186
Index Load Data (I) 187
Index Load Data (D) 187
Index Load Data (S) 187
Index Store Data (I) 188
Index Store Data (D) 188
Index Store Data (S) 188

11 JTAG Interface Operation

Test Access Port (TAP) 190
TAP Controller (Input) 190
Instruction Register 191
Bypass Register 191
Boundary Scan Register 192

12 Electrical Specifications

DC Electrical Specification 196
DC Power Supply Levels 196
DCOk and Power Supply Sequencing 197
Maximum Operating Conditions 197
Input Signal Level Sensing 198
Mode Definitions 198
Vref[SC,Sys] 198
Unused Inputs 199
DC Input/Output Specifications 200
AC Electrical Specification 201
Maximum Operating Conditions 201
Test Specification 201
Secondary Cache and System Interface Timing 201
Enable/Output Delay, Setup, Hold Time 202
Asynchronous Inputs 202
Signal Integrity Issues 203
Reference Voltage 203
Power Supply Regulation 203
Maximum Input Voltage Levels 203
Decoupling Capacitance 204
Output I-V Curves 205
Switching and Slew Rate Characteristics 205

13 Packaging

R10000 Single-Chip Package, 599CLGA 208
Mechanical Characteristics 208
Electrical Characteristics 209
Thermal Characteristics 210
Assembly Drawings and Pinout List 210
599CLGA Pinout 212

14 Coprocessor 0

Index Register (0) 225
Random Register (1) 226
EntryLo0 (2), and EntryLo1 (3) Registers 227
Context (4) 229
PageMask Register (5) 230
Wired Register (6) 231
BadVAddr Register (8) 232
Count and Compare Registers (9 and 11) 233
EntryHi Register (10) 234
Status Register (12) 235
- Status Register Fields 237
- Diagnostic Status Field 238
- Coprocessor Accessibility 240

Cause Register (13) 241
Exception Program Counter (14) 243
Processor Revision Identifier (PRId) Register (15) 244
Config Register (16) 245
Load Linked Address (LLAddr) Register (17) 246
WatchLo (18) and WatchHi (19) Registers 247
XContext Register (20) 248
FrameMask Register (21) 249
Diagnostic Register (22) 250
Performance Counter Registers (25) 252
ECC Register (26) 257
CacheErr Register (27) 258
- CacheErr Register Format for Primary Instruction Cache Errors 258
- CacheErr Register Format for Primary Data Cache Errors 259
- CacheErr Register Format for Secondary Cache Errors 260
- CacheErr Register Format for System Interface Errors 261

TagLo (28) and TagHi (29) Registers 262
- CacheOp is Index Load/Store Tag 263
  - Primary Instruction Cache Operation 263
  - Primary Data Cache Operation 264
  - Secondary Cache Operation 265
- CacheOp is Index Load/Store Data 266
  - Primary Instruction Cache Operation 266
  - Primary Data Cache Operation 267
  - Secondary Cache Operation 267

ErrorEPC Register (30) 269
CP0 Instructions 270
- Hazards 270
- Branch on Coprocessor 0 270

CP0 Move Instructions 271
CACHE Instruction 272
DMFC0 Instruction 275
DMTC0 Instruction 276
ERET Instruction 277

MFC0 Instruction 278
Move To/From the Performance Counter 279
MTC0 Instruction 281
TLBP Instruction 282
TLBR Instruction 283
TLBWI Instruction 284
TLBWR Instruction 285

15 Floating-Point Unit

Floating Point Unit Operations 288
Floating-Point Unit Control 289
Floating-Point General Registers (FGRs) 289
32- and 64-Bit Operations 290
Load and Store Operations 291
Floating-Point Control Registers 294
Floating-Point Implementation and Revision Register 294
Floating-Point Status Register (FSR) 295
Bit Descriptions of the FSR 296
Loading the FSR 297
FPU Instructions 298
CVT.L.fmt 298
Moves and Conditional Moves 299
CFC1/CTC1 299

16 Memory Management

Processor Modes 302
Processor Operating Modes 302
Addressing Modes 303
Virtual Address Space 303
User Mode Operations 304
32-bit User Mode (useg) 305
64-bit User Mode (xuseg) 305
Supervisor Mode Operations 306
32-bit Supervisor Mode, User Space (suseg) 306
32-bit Supervisor Mode, Supervisor Space (sseg) 307
64-bit Supervisor Mode, User Space (xsuseg) 307
64-bit Supervisor Mode, Current Supervisor Space (xsseg) 307
64-bit Supervisor Mode, Separate Supervisor Space (csseg) 307
Kernel Mode Operations 308
32-bit Kernel Mode, User Space (kuseg) 309
32-bit Kernel Mode, Kernel Space 0 (kseg0) 309
32-bit Kernel Mode, Kernel Space 1 (kseg1) 309
32-bit Kernel Mode, Supervisor Space (ksseg) 309
32-bit Kernel Mode, Kernel Space 3 (kseg3) 309
64-bit Kernel Mode, User Space (xkuseg) 310
64-bit Kernel Mode, Current Supervisor Space (xksseg) 310
64-bit Kernel Mode, Physical Spaces (xkphys) 310
64-bit Kernel Mode, Kernel Space (xkseg) 312
64-bit Kernel Mode, Compatibility Spaces (ckseg1:0, cksseg, ckseg3) 312
Address Space Access Privilege Differences Between the R4400 and R1000 312
Virtual Address Translation 314
Virtual Pages 314
Virtual Page Size Encodings 314
Using the TLB 315
Cache Algorithm Field 315
Format of a TLB Entry 315
Address Translation 316
Address Space Identification (ASID) 316
Global Processes (G) 316
Avoiding TLB Conflict 316

17 CPU Exceptions

Causing and Returning from an Exception 318
Exception Vector Locations 318
TLB Refill Vector Selection 319
Priority of Exceptions 321
Cold Reset Exception 322
Soft Reset Exception 323
NMI Exception 325
Address Error Exception 326
TLB Exceptions 327
TLB Refill Exception 328
TLB Invalid Exception 329
TLB Modified Exception 330
Cache Error Exception 331
Virtual Coherency Exception 331
Bus Error Exception 332
Integer Overflow Exception 333
Trap Exception 334
System Call Exception 335
Breakpoint Exception 336
Reserved Instruction Exception 337
Coprocessor Unusable Exception 338
Floating-Point Exception 339
Watch Exception 340
Interrupt Exception 341
MIPSIV Instructions 342
COP0 Instructions 343
COP1 Instructions 343
COP2 Instructions 343

18 Cache Test Mode

Interface Signals 346
System Interface Clock Divisor 346
Entering Cache Test Mode 347
Exit Sequence 348
SysAD(63:0) Encoding 349
Cache Test Mode Protocol 350
Normal Write Protocol 350
Auto-Increment Write Protocol 351
Normal Read Protocol 352
Auto-Increment Read Protocol 353

A Glossary

Superscalar Processor 356
Pipeline 356
Pipeline Latency 356
Pipeline Repeat Rate 356
Out-of-Order Execution 356
Dynamic Scheduling 357
Instruction Fetch, Decode, Issue, Execution, Completion, and Graduation 357
Active List 357
Free List and Busy Registers 358
Register Renaming 358
Nonblocking Loads and Stores 359
Speculative Branching 360
Logical and Physical Registers 361
Register Files 361
ANDES Architecture 361