Index

Numerics

16-word, cache refill
read sequence 63
write sequence 67
32-bit
address space 303
mode, TLB entry format 315
32-word, cache refill
read sequence 63
write sequence 67
4-word, cache refill
read sequence 61
write sequence 65
599CLGA, *see* CLGA
64-bit
address space 303
mode, TLB entry format 315
8-word, cache refill
read sequence 62
write sequence 66

A

AC electrical specifications 201
asynchronous inputs 202
delay time 202
hold time 202
maximum operating conditions 201
setup time 202
test specification 201
timing
secondary cache 201
System interface 201
access privileges, address space 312
ACK completion response 120
ACK, signal 79
active list, definition of 357
add unit, FPU 287
address
calculation of 19
encodings, mode 303
Kernel mode 308
mapping
Kernel mode 308
Supervisor mode 306
User mode 304
mode 303
page 314
physical 173
queue 6, 12
instruction graduation 12
issue ports 12
number of entries 12
number of instructions written per cycle 12
organized as FIFO 12
sequencing 12
space
access privileges 312
kernel 303
supervisor 303
user 303
virtual 303
Supervisor mode 306
translation 316
User mode 304
virtual 173
Address Error exception 326
Address Space Identifier, *see also* ASID 316
address/data bus signals 36
AdEL, indication 326
AdES, indication 326
algorithms
cache, five types of 47, 50
aliasing, virtual 59
allocate request number requests, external 124

ALU (arithmetic logic unit)
No. 1 18
No. 2 18
ALU1 9, 11
ALU2 9, 11
ANDES, Architecture with Non-sequential Dynamic Execution Scheduling 4, 361
arbitration protocol, System interface 98
arbitration rules, System interface 99
arbitration signals 36
arbitration, cluster bus 72
Architecture with Non-sequential Dynamic Execution Scheduling, *see also* ANDES 361
arithmetic instructions, FPU 296
arithmetic logic unit, *see also* ALU 18
array 55
array, page table entry (PTE) 229
ASID (Address Space Identifier)
context switch 316
relationship to Global (G) bit in TLB entry 316
ASID (Address Space Indentifier)
stored in EntryHi register 316
ASID, field 234
asynchronous inputs, AC electrical specification 202
auto-increment read, cache test mode 353
auto-increment write, cache test mode 351

B

Bad Virtual Address register (BadVAddr) 232
BadVAddr register 229, 248, 326
BadVPN2, field 229, 248
BD, (branch delay) bit 241, 243
BE, (memory endianness) bit 245
BEV, (boot exception vector) bit 239
BEV, bit 160, 318
block
instruction cache 9
primary data cache 9
secondary cache 10
size
primary data cache 42
primary instruction cache 40
secondary cache 45
block data transfers 84
external block data responses 84
processor block write requests 84
processor coherency data responses 84
boundary scan register, JTAG 192
BPIdx, field 251
BPMode, field 250
BPOp, field 251
BPState, field 251
branch
determining next address 17
instruction, limits on execution 17
mispredicted 14
prediction 14, 27, 360
prediction rates, improving 21
speculative 360
unit 10, 17
Branch on Coprocessor 0 instructions 270
BRCH, field 250
BRCV, field 250
BRCW, field 250
Breakpoint exception 336
BSIdx, field 250
buffer
cached request 79, 80
cluster request 79, 82
incoming 79
outgoing 79, 80
uncached 79, 81
bus
SysAD 92
SysCmd 85
SysResp 95
SysState 94
Bus Error exception 332
busy-bit table 358
bypass register, JTAG 191

C

C, (coherency attribute) bit 227
cache 4
algorithms 47
and processor requests 50
cacheable coherent exclusive on write, description of 48
cacheable coherent exclusive, description of 48
cacheable noncoherent, description of 48
fields, encoding of 47
for kseg0 address space 47
for mapped address space 47
for xkphys address space 47
uncached accelerated, description of 48
uncached, description of 48
where specified 47

cache (cont.)
associativity 39
block ownership 51
misses 21
nonblocking 21
ordering constraints 15
pages 314
primary 4
primary data 9
block size 42
changing states 43
description of 42
diagram, state 44
error handling 164
index and tag 43
interleaving 28
refill 27
state diagram 44
states 43
subset of secondary cache 43
write back protocol 42
primary instruction 9
block size 40
description of 40
diagram, state 41
error handling 163
error protection 163
index and tag 40
refill 27
state diagram 41
states 40
rules, ownership of a cache block 51
secondary 4
associativity 10, 45
block size 45
block state 60
blocks 10
changing states 46
clock domain 146
data array 54
data array width 55
description of 45
diagram, state 46
ECC 10
error handling 165
index and tag 45
indexing 55
indexing the data array 55
indexing the tag array 56
interface frequencies 54
sizes 10
specifying block size 54
specifying cache size 54
state diagram 46
states 45
tag 59
tag and data array ECC 54
tag array 54
way prediction 57
way prediction table 56
write back protocol 45
strong ordering
example of 16
structure, two-level 39
Cache Barrier CACHE instruction 184
Cache Error exception 160, 331
precision 160
prioritization 160
Cache Error handler 160
CACHE instruction
support for I/O 142
CACHE instructions 161, 173, 174, 272
and a hit in the cache 175
and Address Error exception 175
and CE bit 176
and CH bit 176
and CP0 174
and invalidation 176
and TLB Invalid exception 175
and TLB Refill exception 175
and Watch exception 175
and write back 175
Cache Barrier 184
effect on the uncached buffer 82
Hit Writeback Invalidate 185
Index Hit Invalidate 183
Index Invalidate 178
Index Load Data 187
Index Load Tag 180, 181, 183, 184, 185, 187, 188
Index Store Data 188
Index Store Tag 181
Index Writeback Invalidate 178
op field encoding 177
serial operations 176
unsupported instructions 176
using the physical address 174
using the virtual address 174
cache miss stalls 21
Cache Operation, *see also* CACHE instructions 270
cache test mode
entry 347
exit 348
cacheable coherent exclusive on write, cache algorithm 47, 48
cacheable coherent exclusive, cache algorithm 47, 48

cacheable noncoherent, cache algorithm 47, 48
cached request buffer 79, 80
CacheErr register 160, 161, 163, 164, 258
CacheOp, *see also* CACHE instructions 173, 272
capacitors, decoupling 204
cause bits, FPU 296
Cause register 95, 96, 233, 241, 243
Cause, field (FP) 296
CE, bit 176, 238, 239, 241
CH, bit 176, 239, 270
chip revisions, R10000 244
ckseg0 space 312
ckseg1 space 312
ckseg3 space 312
cksseg space 312
CLGA (ceramic land grid array) 208
  electrical characteristics 209
  layout 208
  mechanical characteristics 208
  package 208
  pinout 212
  thermal characteristics 210
clock
  domain
    in secondary cache 146
    internal processor clock domain 145
    secondary cache clock domain 145
    System interface clock domain 145
  signal
    PClk 146
    SCClk 146
    SysClk 145
    SysClkRET 146
  signals, overview of 36
clock divisor, system interface 70, 346
cluster bus 32, 72
  operation 138
cluster coordinator 71, 72
cluster request buffer 79, 82
coherency conflicts 133
coherency protocol, directory-based 143
coherency request, external 127, 130
coherency schemes 32
coherency, System interface
  external intervention exclusive request 131
  external intervention shared request 131
  external invalidate request 131
CohPrcReqTar, mode bit 92, 139, 140, 142, 154
cold reset 149
  sequence 152
Cold Reset exception 318
Compare register 96, 233
completing, an instruction 357
completion, definition of 359
condition bit dependencies 14
Condition, field (FP) 296
conditional move instruction (FP) 299
Config register 245
conflicts
  coherency 133
    external 134
    internal 133
  TLB, avoiding 316
Context register 229, 248
context switch 316
control registers, FPU 294
controller, TAP 190
coordinator, cluster 71
COP1 instructions 343
COP2 instructions 343
Coprocessor 0, *see also* CP0 223
Coprocessor 1 *see also* CP1, COP1 240
Coprocessor 2 *see also* CP2, COP2 240
Coprocessor 3 *see also* CP3, COP3 240
Coprocessor Unusable exception 338
correctable error 158
Count register 96, 233
CP0 (coprocessor 0) 223
  branch on CP0 instructions 270
  hazards 270
  instructions 270, 343
  load hazards 270
  move instructions 271
  registers, list of 224
csseg space 307
CT, bit 245
CTM, mode bit 156, 347, 348
CU, (coprocessor usability) field 235, 237, 240
CVT.L.fmt instruction 298

D

D, (dirty) bit 227
data cache
  see also cache, primary data 42
data dependencies 20
data path, secondary cache 10
data quality indication 81
DBRC, field 250

DC characteristics of I/O signals 200
DC electrical specifications 196
input and output 200
input level sensing 198
maximum operating conditions 197
mode definitions 198
power supply levels 196
unused inputs 199
Vref, voltage reference 198
DC power supply levels 196
DC voltage, reference 198
DC, (data cache size) field 245
DCOk, signal 34, 150, 197, 198, 203
DE, bit 161, 239
debugging, and Watch registers 247
decoding, an instruction 357
decoupling capacitance 204
delay times, AC electrical 202
dependencies
condition bit 14
exception 14
instruction 13
memory 14
pipeline 13
register 14, 361
DevNum, mode bits 154
Diagnostic register 250
directory-based coherency protocol 143
divide unit, FPU 287
division by zero, FP 296
divisor, clock, system interface 70, 346
DMFC0, instruction 271, 275
DMTC0, instruction 271, 276
DN, (device number) field 245
Done, bit 11
done, *see also* completion 359
Doubleword Move From CP0, instruction 270
Doubleword Move To CP0, instruction 270
DP, (primary data cache parity) field 257
DS, (diagnostic status) field 236, 237, 238
duplicate tags, external 30
dynamic issue 13, 357
dynamic scheduling 357

E

EC, field 245
ECC (error correcting code)
matrix for secondary cache data array 165
matrix for secondary cache tag array 167
matrix for System interface 170
register 257
secondary cache 10
ECC register 61, 65
ECC, field 257
efficiency, program, suggestions for increasing 21
electrical specifications
AC 201
DC 196
Enable, field (FP) 296
enable/output delay 202
EntryHi register 234, 315
ASID field in 316
EntryLo registers, and FrameMask register 249
EntryLo0 register 227, 315
EntryLo1 register 227, 315
EPC register 243
ERET, instruction 277
ERL, (error level) bit 160, 238, 302
ERR completion response 120
ERR, signal 79
error
correctable 158
handling 157
protocol 171
levels, in the Status register 302
protection 157
schemes used in R10000 162
protection schemes, used in R10000
ECC 162
parity 162
sparse encoding 162
uncorrectable 158
handling an 160
limiting the propagation of 159
units that detect and report uncorrectable errors 160
error correcting code *see also* ECC 162
Error Exception Program Counter (ErrorEPC) register 269
Event, field 253
EW, bit in CacheErr register 161
ExcCode, field 241, 242
exception levels, in the Status register 302

exception processing, CPU
exception types
Address Error 326
Breakpoint 336
Bus Error 332
Cache Error 160, 331
Coprocessor Unusable 338
Floating-Point 339
Integer Overflow 333
Interrupt 341
NMI 325
Reserved Instruction 337
Soft Reset 323
System Call 335
TLB 327
TLB Invalid 327, 329
TLB Modified 327, 330
TLB Refill 327, 328
Trap 334
Virtual Coherency 331
Watch 340
exception vector location
Reset 318
TLB Refill 318
exception vector selection 319
precise handling 14
priority of 319, 321
TLB refill vector locations 320
Exception Program Counter (EPC) register 243
Exception Return, instruction 270
executing, an instruction 357
execution order 13
execution pipelines 6
execution units, iterative 361
execution, speculative 20, 360
EXL, (exception level) bit 238, 243, 302, 318
external ACK completion response 79, 80, 120
external agent 30, 31, 69
also referred to as cluster coordinator 71
connecting to 71
external allocate request number request protocol 124
external block data response 84, 118
protocol 117
external coherency conflicts 134
external coherency request latency 136
external coherency requests, action taken 132
external completion response 121
protocol 120
external double/single/partial-word data response protocol 119
external duplicate tags, support for 142
external interface 10
memory accesses 28
priority operations 28
external interrupt request 95
protocol 126
external intervention exclusive request 131
external intervention request 123
protocol 122
external intervention shared request 131
external invalidate request 131
protocol 125
external NACK completion response 120
external request 70, 77
protocol 122
external response 70, 77
protocol 117

F

fetch pipeline 6, 17
fetching, an instruction 357
FGR (Floating-Point General register)
32-bit operations 290
5-bit select 289
64-bit operations 290
load operations 291
operations 290
Status register FR bit 290
store operations 291
Fill, field 234
flag
uncorrectable error 80
Flag, field (FP) 296
floating-point
adder 18
adder pipeline 6
divide 18, 288
multiplier 18
pipeline 7
queue 6, 11
instructions written each cycle 11
number of allowable entries 11
ports 11
sequencing 11
registers 289
rounding mode 297
square root 18
Floating-Point exception 339
Floating-Point Status register *see also* FSR 295
Floating-Point Unit, *see also* FPU 287

flow control 83
external data response 83
external request 83
processor coherency data response 83
processor eliminate request 83
processor read request 83
processor upgrade request 83
processor write request 83
signals 36
format, TLB entry 315
FPU 287
Active List, control of FSR 295
add unit 287
arithmetic instructions 296
cause bits, FSR 296
changing rounding mode using a CTC1 297
compare 296
condition bits 296
control registers 294
divide unit 287
FGRs (general registers) 289
FSR, (Status register in FPU) 295
graduation, control of FSR 295
instructions, processor specific 298
latency 287
logic diagram 288
move to floating-point 293
multiply unit 287
operations 288
queue
controlling units 289
move unit, FPU 288
read ports 288
register file 288
repeat rate 287
rounding modes 297
serial dependency circuit 293
square-root unit 287
FR, field 237
FrameMask register 228, 249
free list 358
freeing the request number, with completion response 120
FSR (Floating-Point Status register)
cause bits 296
condition bits 296
division by zero 296
enable bits 296
flag bits 296
inexact result 296
invalid operation 296
load exceptions 297
loading the FSR 297
overflow 296
RM, round to minus infinity 297
RN, round to nearest representable value 297
RP, round to plus infinity 297
RZ, round toward zero 297
underflow 296
unimplemented operation 296
functional unit 9
branch 10
floating-point adder 9
floating-point multiplier 9
instruction decode and rename 10
integer ALU 9
iterative 9
Load/Store Unit 9

G

G, (Global) bit in TLB 228, 316
gathering data, in identical mode 82
gathering data, in sequential mode 82
global processes (G bit in TLB) 316
graduation
definition of 359
of an instruction 357
Grant parking 98

H

hardware emulation, support for 144
hardware interrupts 95
hazards, CP0 270
Hit Writeback Invalidate CACHE instruction 185
hold times, AC electrical 202

I

I/O signals, DC characteristics 200
I/O, support for 142
IC, (instruction cache size) field 245
IE, (interrupt enable) bit 238
IE, bit 253
IM, (interrupt mask) field 236
implementation number, R10000 processor 244
incoming buffer 79
Index Hit Invalidate CACHE instruction 183
Index Invalidate CACHE instruction 178
Index Load Data CACHE instruction 187
Index Load Tag CACHE instruction 180, 181, 183, 184, 185, 187, 188
Index Load Tag instruction 64
Index register 225

Index Store Data CACHE instruction 65, 188
Index Store Tag CACHE instruction 68, 181
Index Writeback Invalidate CACHE instruction 178
indexing, the secondary cache 55
inexact result (FP) 296
initialization 149
input voltage levels, maximum 203
instruction
CACHE, *see also* CACHE instructions 161, 173, 270, 272
CacheOp, *see also* CACHE instructions 272
completion 20, 357
COP0 *see also* CP0 343
COP1 343
COP2 343
decoding 357
dependencies 13
DMFC0 270, 275
DMFC1 296
DMTC0 270, 276
ERET 270, 277
execution 357
fetching 357
FPU, processor specific 298
CFC1 299
CTC1 299
CVT.L.fmt 298
for valid FP control registers 299
moves and conditional moves 299
graduation 357
issue 20, 357
superscalar 20
latencies 25
load linked 23
MFC0 270, 278
MFC1 293, 296
MFPC 279
MFPS 279
MTC0 270, 281
MTPC 279
MTPS 279
prefetch 21
processor-specific 22
queue 11, 17
repeat rates 25
store conditional 23
SWC1 293
SYNC 24, 49, 138
TLBP 270, 282
TLBR 270, 283
TLBWI 270, 284
TLBWR 270, 285
unsupported CACHE 176
instruction cache, block size *see also* cache, primary instruction 40
instruction register, JTAG 191
integer
queue 11
branch instructions 11
divide instructions 11
multiply instructions 11
ports 11
shift instructions 11
integer ALU pipeline 6
Integer Overflow exception 333
integer queue 6
interface, external 10
internal coherency conflicts 133
internal processor clock domain 146
Interrupt exception 341
interrupt mask, bit 233
Interrupt register 95
interrupt request, external 95
interrupts 95
hardware 95
nonmaskable 96
software 96
timer 96
invalid operation, FP 296
invalidate request, external 125
invalidation, and CACHE instructions 176
IP, (interrupt pending) bit 241, 257
ISA (Instruction Set Architecture)
MIPS I 2
MIPS II 2
MIPS III 2
MIPS IV 2, 289
issue, dynamic 357
issuing, an instruction 357
iterative execution units 361
ITLB (instruction TLB) 316
ITLBM, field 250

J

JTAG
boundary scan register 192
bypass register 191
Capture-DR state 192
instruction register 191
interface 189
instruction register 191
JTCK signal 190
JTDI signal 190
JTDO signal 190
JTMS signal 190
Tap controller 190
test access port 190
Shift-DR state 191, 192
signals 38
Update-DR state 192
Update-IR state 191
JTCK, signal 38, 190, 199
JTDI, signal 38, 190, 191, 199
JTDO, signal 38, 190, 191
JTLB (joint TLB) 316
JTMS, signal 38, 190, 199

K

K0, field 245
Kernel mode 302
address mapping 308
ckseg0 space 312
ckseg1 space 312
ckseg3 space 312
cksseg space 312
kseg0 space 309
kseg1 space 309
kseg3 space 309
ksseg space 309
kuseg space 309
operations 308
xkphys space 310
xkseg space 312
xksseg space 310
xkuseg space 310
kseg0 space 309
Kseg0CA, mode bits 154
kseg1 space 309
kseg3 space 309
ksseg space 309
KSU, field 236, 238, 318
kuseg space 309
KX, bit 237, 302

L

latency 25
accessing secondary cache 27
definition of 356
external coherency request 136
FPU 287
least-recently used replacement algorithm (LRU) 9
level sensing, input 198
list, free 358
LL instruction 23
LLAddr register 246
load hazards, CP0 270
load linked 23
load operations, FPU registers 291
Load/Store Unit pipeline 6
loads
nonblocking 359
logic diagram, FPU 288
logical register
initialization (necessity for) 150
logical register, *see also* physical register 361
LRU (least-recently used) replacement algorithm 9

M

mapped, virtual address region 303
mapping table 361
Mask, field 230
master state 71
and flow control 83
matches, multiple, in TLB 316
MemEnd, mode bits 155
memory dependencies 14
memory ordering 15
memory protection 314
MFC0, instruction 271, 278
MIPS III ISA, disabled and enabled 228
MIPS IV, instruction set *see also* ISA 342
miscellaneous system signals 37
mispredicted branch 14, 27
mode
addressing 303
addressing, encodings 303
Kernel mode 303
Supervisor mode 303
User mode 303
operating 302

mode bits 154
CohPrcReqTar 92, 139, 140, 142, 154
CTM 156, 347, 348
DevNum 154
Kseg0CA 154
MemEnd 155
ODrainSys 156, 198
PrcElmReq 113, 143, 154, 184
PrcReqMax 83, 103, 105, 111, 115, 154
SCBlkSize 45, 54, 81, 155
SCClkDiv 54, 146, 150, 155
SCClkTap 146, 156
SCCorEn 155, 165, 167
SCSize 45, 54, 155
SysClkDiv 70, 146, 150, 155
mode definitions, DC 198
Move from CP0, instruction 270
Move from performance counter, instruction 279
Move from performance event specifier, instruction 279
move instruction (FP) 299
Move to CP0, instruction 270
Move to performance counter, instruction 279
Move to performance event specifier, instruction 279
Move To/From the Performance Counter, instructions 279
MP, field 250
MTC0, instruction 61, 271, 281
multiple matches, in TLB 316
multiplier pipeline 6
multiply unit, FPU 287
multiprocessor system 31
arbitration 101
cluster bus 31
with external agent 31
multiprocessor system, using dedicated external agents 74
multiprocessor system, using the cluster bus 75

N

NACK completion response 120
NACK, signal 79
NMI *see also* nonmaskable interrupt 269
NMI, bit 238, 239
nonblocking cache 21
nonblocking, loads and stores 359
Nonmaskable Interrupt (NMI) exception 96, 318, 325
normal read, cache test mode 352
normal write, cache test mode 350
NT compatibility, LLAddr register 246
number, request 77

O

ODrainSys, mode bit 156, 198
offset, in page address 314
op field encoding of CACHE instructions 177
operating conditions, AC 201
operating mode
Kernel 302, 308
Supervisor 302, 306
User 302, 304
operations, FPU 288
ordering, memory 15
ordering, strong 15
out of program order, execution 356
outgoing buffer 79, 80, 81
outstanding requests 77
overflow (FP) 296

P

package configuration 207
package, *see* CLGA
PAddr0, field 247
PAddr1, field 247
page
address 314
offset 314
size
code 314
defined 314
in TLB 19
virtual 314
page table entry (PTE) array 229
PageMask register 230, 314, 315
parity protection 162
PClk, signal 54, 70, 352, 353
PE, bit 245
pending response 134
performance
branch prediction 27
cache 27
R10000 24, 27
Performance Counter interrupt 233
Performance Counter register 252
permanent register 358
PFN
bits 228
fields, in EntryLo registers 227

phase-locked loop 147
physical address 173, 174
physical memory addresses 314
physical page frame number 227
physical register, *see also* logical register 361
PIdx, primary cache index 59
pipeline 17
  definition of 356
  fetch 6, 17
  floating-point 7
  floating-point multiplier 6
  integer ALU 6
  latency 356
  Load/Store Unit 6
  out of order execution 356
  repeat rate 356
  sequence 356
  stage (definition) 356
  stage 1 17, 18
  stage 2 17
  stages 4-6 18
  stalls 13
PLL 147
PLLDis, signal 38, 199
PLLRC, capacitor 209
PLLSpare, signals 199
PM, field 245
power interface signals, *see also* individual signals 34
power supply
  levels, DC 196
  regulation 203
power-on reset 149
  sequence 150
PrcElmReq, mode bit 113, 143, 154, 184
PrcReqMax, mode bits 83, 103, 105, 111, 115, 154
precise exceptions 14
prediction, branch 360
prediction, secondary cache, way 56
prefetch instruction 21
primary data cache, *see also* cache, primary data 9
primary instruction cache, *see also* cache, primary instruction 9
Probe TLB for Matching Entry, instruction 270
processor block read request protocol 102
processor block write request 84
  protocol 107
processor coherency data response 84
  protocol 128
processor coherency state response protocol 127
processor double/single/partial-word read request protocol 105
processor double/single/partial-word write request protocol 109
processor eliminate request protocol 113
processor request 70, 76
  flow control protocol 115
  protocol 102
processor response 70, 77
  protocols 127
Processor Revision Identifier (PRId) register 244
processor upgrade request 121
  protocol 111
processor-specific instructions 22
program order 13
  dynamic execution 13
  instruction completion 357
  instruction decoding 357
  instruction execution 357
  instruction fetching 357
  instruction graduation 357
  instruction issue 357
protection
  ECC 162
  memory 314
  parity 162
  SECDED 162
  sparse encoding 162
protocol
  arbitration, System interface 98
  error handling 171
  write back 39
  write invalidate cache coherency 39
PTE (page table entry) 229
PTEBase, field 229, 248

Q

queue
  address 6
  instruction 17
  integer 6

R

R, (region) field 234, 248
R, bit 247
R10000 processor
  ANDES architecture 4
  caches 4
  execution pipelines 6
  geometry 4
  overview 4
  pipeline stages 5
  superscalar pipeline 5
R4000 superpipeline 3
Random entries 231
Random register 226
RE, (reverse endian) bit 236
Read Indexed TLB Entry, instruction 270
read port, FPU 288
read sequences 60
  16-word 63
  32-word 63
  4-word 61
  8-word 62
  tag 64
reference voltage 203
  DC 198
register
  BadVAddr 229, 232, 248, 326
  boundary scan, JTAG 192
  bypass, JTAG 191
  CacheErr 160, 161, 163, 164, 258
  Cause 95, 96, 233, 241, 243
  Compare 96, 233
  Config 245
  Context 229, 248
  Count 96, 233
  CP0 (description of) 223
  dependency 14, 361
  Diagnostic 250
  ECC 61, 65, 257
  EntryHi 234
  EntryLo0 227
  EntryLo1 227
  EPC 243
  Error Exception Program Counter (ErrorEPC) 269
  Exception Program Counter (EPC) 243
  file
    FPU 288
    ports 361
  FrameMask 228, 249
  Index 225
  instruction, JTAG 191
  LLAddr 246
  logical, *see also* physical register 17, 361
  PageMask 230, 314
  Performance Counter 252
  permanent 358
  physical, *see also* logical register 17, 361
  Processor Revision Identifier (PRId) 244
  Random 226
  renaming 14, 358
  Status 160, 161
    ERL bit 302
    EXL bit 302
    SX bit 312
    TS bit 316
    USL field 302
    UX bit 312
  TagHi 61, 65, 262
  TagLo 61, 65, 262
  temporary 358
  unnamed 359
  WatchHi 247
  WatchLo 247
  Wired 226, 231
  write before reading (necessity for) 150
  XContext 248
renaming, register 358
repeat rate 25
  accessing secondary cache 27
  definition of 356
  FPU 287
replacement algorithm, cache 9
request cycle 70
request number 77
  freeing with completion response 120
request, outstanding 77
Reserved Instruction exception 337
reset
  cold 149, 152
  power-on 149, 150
  soft (warm) 149, 153
response bus signals 37
response cycle 70
revision number, R10000 processor 244
RM, field (FP) 297
RN, field (FP) 297
rounding modes, in FSR 297
RP, (reduced power) bit 236
RP, field (FP) 297
rules, arbitration for System interface 99
RZ, field (FP) 297

S

SB, (secondary cache block size) bit 245
SC instruction 23
SC(A,B)Addr, signals 35, 55, 56
SC(A,B)DWay, signals 35, 55, 62, 66
SC, bit 245
SCADCS, signal 35
SCADOE, signal 35
SCADWr, signal 35
SCBDCS, signal 35
SCBDOE, signal 35
SCBDWr, signal 35
SCBlkSize, mode bits 45, 54, 81, 155
SCClk frequency 108, 128
SCClk, signal 35, 54, 146
SCClkDiv, mode bits 54, 146, 150, 155
SCClkTap, mode bits 146, 156
SCCorEn, mode bits 155, 165, 167
SCData, signal 35
SCDataChk, bus 165, 167
SCDataChk, signal 35
scheduling, dynamic 357
SCSize, mode bits 45, 54, 155
SCTag, signals 35, 59
SCTagChk, bus 167
SCTagChk, signal 35
SCTagLSBAddr, signal 35, 56
SCTCS, signal 36
SCTOE, signal 35
SCTWay, signal 35, 56, 58, 62
SCTWr, signal 35
SECDED 162
secondary cache interface signals, *see also* individual signals 35
secondary cache, *see also* cache, secondary 45
SelDVCO, signal 38, 199
serial operations and CACHE instructions 176
setup times, AC electrical 202
signal integrity 203
  decoupling capacitance 204
  maximum input voltage levels 203
  power supply regulation 203
  reference voltage 203
signals
  power interface, *see also* individual signals 34
  secondary cache interface, *see also* individual signals 35
  System interface, *see also* individual signals 36
  test interface, *see also* individual signals 38
size, page in memory 314
SK, bit 245
slave state 71
  and flow control 83
soft (warm) reset 149, 153
Soft Reset
  exception 323
Soft Reset exception 318
software interrupts 96
SP, bit 257
sparse encoding protection 162
special interrupt vector 322
specifications, test, AC electrical 201
speculative branching 360
speculative execution 14, 21, 360
square-root unit, FPU 287
SR, bit 239, 323, 325
SS, (secondary cache size) field 245
sseg space 307
SSRAM 53, 57
  address signals 35
  clock signals 35
  data signals 35
  tag signals 35
stage, definition of 356
stalls, improving performance 13
standard package configuration 207
state
  master 71
  slave 71
state bus signals 37
Status register 160
  in FPU, *see also* FSR 290
store conditional 23
store operations, FPU registers 291
stores
  and uncached buffer 49
  nonblocking 359
strong ordering 15
  example of 16
superpipeline, architecture 3
superpipeline, R4000 3

superscalar
pipeline 3
processor
definition of 3, 356
superscalar processor 13
Supervisor mode 302
address mapping 306
csseg space 307
operations 306
sseg space 307
suseg space 306
xsseg space 307
xsuseg space 307
suseg space 306
switch, context 316
SX, bit 237, 302, 312
SYNC
instruction 24, 49, 138
prevented from graduating 82
SysAD, bus signals 36, 85, 89, 90, 92, 168, 169, 346, 348, 349, 350, 351, 352, 353
SysAD[20:16]
interrupt register 95
SysAD[39:0]
during address cycle 93
SysAD[56:40]
during address cycle 93
SysAD[57]
secondary cache block way indication 93
SysAD[59:58]
uncached attribute 92
SysAD[63:0]
address cycle encoding 92
data cycle encoding 94
SysAD[63:60]
address cycle 92
interrupt 95
SysADChk, bus 169
SysADChk, signal 37, 154
SysClk cycle 83, 117, 138
SysClk, signal 24, 36, 70, 94, 96, 98, 99, 103, 111, 115, 144, 145, 201, 202, 352, 353
SysClkDiv, mode bits 146, 150, 155
SysClkRet, signal 36, 146, 147
SysCmd, bus 36, 85, 159, 168, 169
SysCmd[0] 80
ECC 90
ECC checking 89
external address cycles 89
processor data cycles 90
SysCmd[10:8] 85
data response 89
external intervention and invalidate requests 88
SysCmd[11:0]
map 91
protocol 97
SysCmd[11] 85
SysCmd[2:0]
processor write requests 88
SysCmd[2:1]
block data response 90
processor requests 87
SysCmd[4:3]
data cycles 90
external special requests 89
processor read requests 86
processor upgrade requests 87
SysCmd[5]
data cycles 89
SysCmd[5], bit 80
SysCmd[7:5]
external requests 88
processor requests 86
SysCmdPar, signal 36, 168
SysCorErr, signal 37, 158, 165, 167, 169
SysCyc, signal 37, 144
SysGblPerf, signal 24, 37, 49, 138
SysGnt, signal 36, 98, 99, 100, 102, 103, 106, 108, 110, 112, 114, 117, 122, 123, 124, 125, 126, 129, 138, 150, 152, 153, 322, 323, 347, 348
SysNMI, signal 37, 96, 325
SysRdRdy, signal 36, 99, 103, 105, 111, 115
and flow control 83
SysRel, signal 36, 98, 100, 102, 103, 106, 108, 110, 112, 114, 117, 122, 123, 124, 125, 126, 129, 138
SysReq, signal 36, 98, 99, 102, 103, 106, 108, 110, 112, 114, 129, 138, 152
SysReset, signal 37, 150, 152, 153, 190, 202, 322, 323, 324, 347, 348
SysResp, bus 37, 85, 95, 170
SysResp[4:0]
external completion response 120
SysResp[4:2]
driving completion indication 95
SysRespPar, signal 37, 170
SysRespVal, signal 37, 120, 150, 152, 153, 170
SysState, bus 37, 85, 94, 159, 170
SysState[0]
processor coherency data response 129, 136

SysState[2:0]
encoding 94
SysStatePar, signal 37, 170
SysStateVal, signal 37, 94, 127
System Call exception 335
system configuration
multiprocessor 31
uniprocessor 30
System interface 10, 69
arbitration
in a cluster bus system 72, 101
in a uniprocessor system 100
protocol 98
rules 99
block write request protocol 107
buffers 79
bus encoding
description of buses 85
SysAD 92
SysCmd 85
SysResp 95
SysState 94
cached request buffer 80
clock domain 146
cluster bus 72
cluster request buffer 82
coherency 131
coherency conflicts, action taken 133
connecting to an external agent 71
connections to various system configurations 73
directory-based coherency protocol 143
error handling
on buses 168
on SysAD bus 169
on SysCmd bus 168
on SysResp bus 170
on SysState bus 170
schemes 168
error protection
for buses 168
schemes 168
external agent 69
external allocate request number request protocol 124
external block data response protocol 117
external coherency conflicts 134
external coherency requests, action taken 132
external completion response protocol 120
external data response flow control 83, 84
external double/single/partial-word data response protocol 119
external duplicate tags, support for 142
external interrupt request protocol 126
external intervention exclusive request 131
external intervention request protocol 122
external intervention shared request 131
external invalidate request 131
protocol 125
external request 70, 77
flow control 83
protocol 122
external response 70, 77
protocol 117
flow control 83
frequencies 70
grant parking 98
hardware emulation, support for 144
I/O 142
incoming buffer 79
internal coherency conflicts 133
interrupts 95
master state 71
multiprocessor connections
with cluster bus 75
with dedicated external agents 74
outgoing buffer 80
outstanding processor requests 77
outstanding requests on the System interface 77
port 4
processor block read request protocol 102
processor coherency data response protocol 128
processor coherency state response protocol 127
processor double/single/partial-word read request protocol 105
processor double/single/partial-word write request protocol 109
processor eliminate request protocol 113
processor request 70, 76
flow control protocol 115
protocol 102
processor response 70, 77
protocols 127
processor upgrade request protocol 111
register-to-register operation 70
request 76
cycle 70
number field 77
protocol 102
response 76
cycle 70
protocol 102
signals 36, 71
slave state 71
split transaction 77
support for I/O 142
uncached attribute 143
uncached buffer 81

uniprocessor connections 73
SysUncErr, signal 37, 158, 159, 163, 164, 167
SysVal, signal 37, 103, 105, 107, 109, 111, 113, 117, 119, 122, 124, 125, 126, 128, 168, 346, 350, 351, 352, 353
SysWrRdy, signal 36, 108, 109, 113, 115, 129
and flow control 83

T

table
busy-bit 358
mapping 361
tag bus, secondary cache, SCTag 59
tag read sequence 64
tag write sequence 68
TagHi register 61, 65, 262
TagLo register 61, 65, 262
tags, external, duplicate 142
TAP controller 190, 191
TCA, signal 38, 199
TCB, signal 38, 199
temporary register 358
test access port (TAP) 190
test interface signals, *see also* individual signals 38
test mode, cache 347, 348
test signals, miscellaneous 38
Timer interrupt 96
disabling 233
TLB 19, 315
32-bit-mode entry format 315
64-bit-mode entry format 315
address
calculation 19
translation, avoiding multiple matches 316
ASID field 316
avoiding conflict 316
Cache Algorithm fields 315
entry formats 315
exceptions 327
Global (G) bit 316
ITLB 316
misses 229
multiple matches, avoiding 316
number of entries 19, 315
page size code 314
physical address 19
used with Context register 229
TLB (Translation Lookaside Buffer) 7
JTLB 316
TLB Invalid exception 175, 327, 329
TLB Modified exception 327, 330
TLB Probe (TLBP) instruction 225, 234
TLB Read (TLBR) instruction 225
TLB Read Indexed (TLBR) instruction 234
TLB Refill 319
TLB Refill exception 175, 327, 328
TLB Write Indexed (TLBWI) instruction 225, 234
TLB Write Random instruction 226, 234
TLBP, instruction 282
TLBR, instruction 283
TLBWI, instruction 284
TLBWR, instruction 285
Translation Look-Aside Buffer, *see also* TLB 315
translation, virtual address 314, 316
Trap exception 334
trap physical address, and Watch registers 247
TriState, signal 38, 192
TS, (TLB shutdown) bit 238, 239
TS, bit, in Status register 316
two-level cache structure 39

U

UC, (uncached attribute) bit 227
uncached
accelerated
blocks, completely gathered 49
blocks, incompletely gathered 49
stores 49
attribute, support for 143
buffer 79, 81
cache algorithm 47, 48
uncached accelerated 227
uncached accelerated, cache algorithm 47, 48
uncached attribute 227
uncorrectable error 158
detection, suppressed 161
flag 80, 81
underflow (FP) 296
unimplemented operation (FP) 296
uniprocessor system 30, 73
arbitration rules 100
unnaming, register 359
useg space 304, 305
User mode 302
address mapping 304
operations 304
useg space 305
xuseg space 305
UX, bit 237, 302, 312

V

V, (valid) bit 227
Vcc, signal 34, 196, 209
VccPa, signal 34
VccPd, signal 34
VccQ, signal 196, 197, 200
VccQSC, signal 34, 196, 209
VccQSys, signal 34, 196, 209
vector locations, TLB refill 320
vector, special interrupt 322
virtual address 173, 174
  space 303
  translation 314
virtual aliasing 59
Virtual Coherency exception 331
virtual memory addresses 314
voltage
  input, maximum 203
  reference 203
VPN2, field 234
Vref, signal 203
VrefByp, signal 34
VrefSC, signal 34, 198
VrefSys, signal 34, 198
Vss, signal 34, 209
VssPa, signal 34
VssPd, signal 34

W

W, bit 247
Watch exception 175, 340
WatchHi register 247
WatchLo register 247
way prediction table, secondary cache 57
Wired entries 231
Wired register 226, 231
write back protocol 39
  and cache operations 175
  primary data cache 42
Write Indexed TLB Entry, instruction 270
Write Random TLB Entry, instruction 270
write sequences 65
  16-word 67
  32-word 67
  4-word 65
  8-word 66
  tag 68

X

XContext register 248
xkphys
  decoding virtual address bits VA(61:59) 316
  space 310
xkseg space 312
xksseg space 310
xkuseg space 310
xsseg space 307
xsuseg space 307
XTLB Refill 319
XTLB refill handler, used with XContext register 248
xuseg space 304, 305
XX, (MIPS IV User mode) bit 235, 237, 302, 342